


This exemplar Student Learning Record was produced by a Year 12 student from Archway School


SLR 1 – “Structure and function of the processor”

This SLR was graded at B.



Even with A* graded work it is possible to find areas the student can improve or enhance.

NOTE: Students should be encouraged to produce the evidence for their Student Learning Record in any format they wish. This could be directly in the word document as electronic evidence, in traditional pen and paper format, or indeed in any other format such as a Power Point, Prezi or even a video! The important thing here is to assess the quality and depth of the evidence presented, not prescribe a set format.





Harvard architecture: In Harvard architecture there are two system busses between a CPU and two rams, one with memory and the other with instructions.



5 Examination Questions

The program, as shown in Fig.2 below, is written in assembly code using the Little Man Computer instruction set. It is *supposed* to take in two numbers and output the higher.

```
INP
STA  NUMA
INP
STA  NUMB
SUB  NUMA
BRP  NOTA
LDA  NUMB
BRA  QUIT
NOTA LDA  NUMA
QUIT OUT
HLT

NUMA DAT
NUMB DAT
```

A processor executes this program following the Fetch-Decode-Execute cycle. To do this it needs to make use of registers.

One of the registers used is the Program Counter (PC). Ordinarily it would be incremented by one each cycle.

(e) (i) Identify an instruction in the Little Man Computer program shown in Fig.2 that would cause the PC to change in a different way. [1]

(ii) State which register the contents of the PC would be copied to in order for the processor to access the next instruction. [1]

(c) (i) Describe the fetch-execute cycle.

.....

.....

.....

.....

.....

.....











.....

A LEVEL COMPUTER SCIENCE 1 - Structure and function of the processor (AS / A Level)

Specification Points / Learning Objectives: Core text book page ref: 124-131, 133-134

AS Level	A Level	Specification point description
1.1.1a	1.1.1a	The arithmetic logic unit; ALU, Control Unit and Registers (Program Counter; PC, Accumulator; ACC, Memory Address Register; MAR, Memory Data Register; MDR, Current Instruction Register; CIR). Busses: data, address and control: How this relates to assembly language program
1.1.1b	1.1.1b	The fetch-decode-execute cycle, including its effect on registers
1.1.1c	1.1.1c	The factors affecting the performance of CPU, clock speed, number of cores, cache
	1.1.1d	The use of pipelining in a processors to improve efficiency
1.1.1d	1.1.1e	Von Neumann, Harvard and contemporary processor architecture

- Expectations / Learning Outcomes:
- Terms 1-21 from your **A Level Key Terminology** PowerPoint should be included and underlined.
 - You must include at least one diagram which depicts the fetch-decode-execute cycle.
 - You must include at least one diagram which shows the direction and connections of the 3 busses.
 - You must include at least one diagram which illustrates how the various registers interact during a typical fetch-decode-execute cycle.

Grade	TG.	Breadth	Depth	Presentation	Understanding
 A/A*		ALL	LINK / FORMULATE Create, Generate, Hypothesis, Reflect, Theorise, Consider	 Quad Core	 Quad Core
 B/C		MOST	EXPLAIN / ANALYSE Apply, Argue, Compare, Contrast, Criticise, Relate, Justify	 Dual Core	 Dual Core
 D/E		SOME	DESCRIBE / IDENTIFY Name, Follow Simple Procedure, Combine, List, Outline	 Single Core	 Single Core
 U		FEW	Very little depth of understanding shown		

MY ASSESSMENT GRADE IN THIS TOPIC IS:

How To Improve:

.....

.....

.....

My Response Is: (Set yourself specific targets / objectives as to how you will achieve your HTI)

-
-
-