


The 'Fetch' part of the cycle

- 1) The PC holds the address of the next instruction to be carried out.
- 2) This address is copied into the MAR.
- 3) The contents of the address in the MAR are copied into the MDR.
- 4) The contents of the MDR are copied into the CIR.
- 5) The contents of the PC are incremented.

Arithmetic Logic Unit:

"The part of the CPU where data is processed and manipulated. This processing and manipulation normally consists of arithmetic operations or logical comparisons allowing a program to make decisions."

Control Unit: "The part of the CPU that manages the execution of instructions. The control unit fetches each instruction in sequence, and decodes and synchronises it before executing it by sending control signals to other parts of the computer."




Current Instruction Register: "A register in the control unit that stores the address of the next instruction currently being executed and decoded."

Program Counter: "A register in the control unit which holds the address of the next instruction to be executed."

Register: "Tiny areas of extremely fast memory located in the CPU normally designed for a specific purpose, where data or control information is stored temporarily."

The 'Decode' part of the cycle

- 6) The contents of the CIR are then divided into the binary code standing for the operation to be carried out, and probably the address of the data that will be used by the program.
- 7) The control unit then interprets the operation code so that the processor knows what to do next.



Accumulator: "A special register within the ALU. It is used to hold the data currently being processed by the central processor. Any data to be processed is stored temporarily in the accumulator, the results ending up back in the accumulator being stored in the memory unit."


Memory Address Register: "A register in the CPU that stores the address of the memory location currently in use. In the fetch phase, this would be the address of the instruction being loaded; in the execute phase, it would be the address of the data being used."

The 'Execute' part of the cycle


- 8) The address part of the instruction is copied from the CIR to the MAR.
- 9) The data found in the address in the MAR is copied to the MDR.
- 10) The data is used.

Point 10 in reality is more complex than this because the action depends entirely on the type of instruction.

Can you think of an example of what might actually happen here?



Memory Data Register: "A register in the CPU that stores data being transferred to and from the immediate-access store. It acts as a buffer, allowing the central processor and memory unit to act independently without being affected by minor differences in operation. A data item will be copied to the MDR ready for use at the next clock pulse, when it can either be used by the central processor or be stored in main memory."



Address Bus: "The part of the bus which carries identification about where the data is being sent."

Data Bus: "The part of the bus which carries the actual information."

Busses: "A common physical pathway shared by signals to and from several components of a computer."

Control Bus: "This bus carries command and control signals to and from every other component of a computer."

Cores: "A part of a multi-core processor. A multi-core processor is a single component with two or more independent actual CPUs, which are the units responsible for the fetch-decode-execute cycle."

Clock speed

Cycles per second measured in hertz

Number of cores


The number of duplicate CPUs on a single chip

Cache size

Superfast working memory

Clock Speed: "Measured in Hertz, the clock speed is the frequency at which the internal clock generates pulses. The higher the clock rate, the faster the computer may work. The "clock" is the electronic unit that synchronises related components by generating pulses at a constant rate."

A quad-core i7 Haswell processor with dedicated Level 1 and Level 2 cache for each core and a shared Level 3 cache across all cores.






Level 1 Cache: Often located directly on the CPU itself, very low capacity, very expensive, typically runs at the same speed as the CPU.

Level 2 Cache: Often part of the CPU module, still very expensive, larger capacity, but still less than 1MB, runs at CPU or close to CPU speed


Level 3 Cache: Often located further away on motherboard, less expensive, larger capacity, now in MBs, typically shared between on cores.

PROCESSOR CLOCK SPEEDS


One cycle per second = 1 Hertz (Hz) = 1 instruction carried out each second
 1 Kiloherzt (KHz) = 1024 cycles per second
 1 Megahertz (MHz) = 1,048,576 cycles per second
 1 Gigahertz (GHz) = 1,073,741,824 cycles per second (Approximately 1 billion!)



MACHINE CYCLE (without pipeline):



MACHINE CYCLE (with pipeline):



Pipelining: The concurrent decoding of two or more machine instructions. While part of one instruction (for example, an address field) is being decoded, another part of a second instructions (for example, an operation code) may also be decoded."

Harvard Architecture: "A computer architecture with physically separate storage and signal pathways for instructions and data. These early machines had data storage entirely contained within the central processing unit, and provided no access to the instruction storage as data."

