015. OCR A Level (H046-H446) SLR4 – 1.2 Interrupts
About this video
OCR Specification Reference
AS Level 1.2.1c
A Level 1.2.1c
This videos takes a look at the important role interrupts and the Interrupt Service Routine (ISR) within the fetch decode execute cycle.
Key question:
- What causes an interrupt to the CPU and how is it handled?
00:00 Interrupts
00:10 Intro
00:15 What is an interrupt?
01:15 How are interrupts handled?
03:11 Interrupting an interrupt
04:39 The importance of interrupt priorities
05:18 Interrupt priorities
05:41 Key question
05:52 Outro
Last updated: 19.03.26
Other videos on this course
-
013. OCR A Level (H046-H446) SLR4 – 1.2 Need for operating systems
-
014. OCR A Level (H046-H446) SLR4 – 1.2 Paging, segmentation and virtual memory
-
016. OCR A Level (H046-H446) SLR4 – 1.2 Scheduling
-
017. OCR A Level (H046-H446) SLR4 – 1.2 Types of operating system
-
018. OCR A Level (H046-H446) SLR4 – 1.2 BIOS